An Inherently Linear Cmos Multiplier

This paper presents a linear multiplier that can be fully implemented in CMOS technology. The circuit implements the function of mathematical multiplication for the two input signals. Since this multiplier is not a conventional mixer, some unconventional methods were use, such as, to realize the function of multiplication, a translinear loop is implemented, which is based on the exponential relation of a PN-diode in CMOS technology, while the other CMOS transistors working in strong inversion only provide gain. The targeted IC process was IBM’s 0.18 μm BiCMOS SiGe. The multiplier works up to 10 GHz and can be used for high frequency applications such as ultra-wideband autocorrelation receivers.